Recently Lawrence Livermore National Laboratory has installed a 512-node SP2 system as an initial step to a system that contains 512 nodes with 8 processors each that work in an SMP fashion. In an intermediate stage 4-way SMP nodes will installed and tested. The individual processors will eventually have a peak speed of approximately 800 Mflop/s which brings the speed of the full configuration at about 3.2 Tflop/s.
This year the first 4-way SMP nodes will be installed. The processors on these boards will be of the MC604 type at a 11.1 ns clock speed.