


Parallel tiled QR factorization for multicore architectures

Alfredo Buttari¹, Julien Langou², Jakub Kurzak¹
and Jack Dongarra^{1,3,4,*},†



¹*Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN, U.S.A.*

²*Department of Mathematical Sciences, University of Colorado at Denver and Health Sciences Center, CO, U.S.A.*

³*Computer Science and Mathematics Division, Oak Ridge National Laboratory, Oak Ridge, TN, U.S.A.*

⁴*University of Manchester, Manchester, U.K.*

SUMMARY

As multicore systems continue to gain ground in the high-performance computing world, linear algebra algorithms have to be reformulated or new algorithms have to be developed in order to take advantage of the architectural features on these new processors. Fine-grain parallelism becomes a major requirement and introduces the necessity of loose synchronization in the parallel execution of an operation. This paper presents an algorithm for the QR factorization where the operations can be represented as a sequence of small tasks that operate on square blocks of data (referred to as ‘tiles’). These tasks can be dynamically scheduled for execution based on the dependencies among them and on the availability of computational resources. This may result in an out-of-order execution of the tasks that will completely hide the presence of intrinsically sequential tasks in the factorization. Performance comparisons are presented with the LAPACK algorithm for QR factorization where parallelism can be exploited only at the level of the BLAS operations and with vendor implementations. Copyright © 2008 John Wiley & Sons, Ltd.

Received 24 July 2007; Revised 19 November 2007; Accepted 3 December 2007

KEY WORDS: multicore; linear algebra; QR factorization

1. INTRODUCTION

In the last 20 years, microprocessor manufacturers have been driven towards higher performance rates only by the exploitation of higher degrees of *instruction-level parallelism* (ILP). Based on

*Correspondence to: Jack Dongarra, Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN, U.S.A.

†E-mail: dongarra@eecs.utk.edu



this approach, several generations of processors have been built where clock frequencies were higher and higher and pipelines were deeper and deeper. As a result, applications could benefit from these innovations and achieve higher performance simply by relying on compilers that could efficiently exploit ILP. Owing to a number of physical limitations (mostly power consumption and heat dissipation), this approach cannot be pushed any further. For this reason, chip designers have moved their focus from ILP to *thread-level parallelism* (TLP) where higher performance can be achieved by replicating execution units (or *cores*) on the die while keeping the clock rates in a range where power consumption and heat dissipation do not represent a problem. It is easy to imagine that multicore technologies will have a deep impact on the high-performance computing (HPC) world where high processor counts are involved and, thus, limiting power consumption and heat dissipation is a major requirement. The Top500 [1] list released in June 2007 shows that the number of systems based on dual-core Intel Woodcrest processors grew in 6 months (i.e. from the previous list) from 31 to 205 and that 90 more systems are based on dual-core AMD Opteron processors.

Although many attempts have been made in the past to develop parallelizing compilers, they proved themselves efficient only on a restricted class of problems. As a result, at this stage of the multicore era, programmers cannot rely on compilers to take advantage of the multiple CPUs available on a processor. All the applications that were not explicitly coded to be run on parallel architectures must be rewritten with parallelism in mind. Also, those applications that could exploit parallelism may need considerable rework in order to take advantage of the fine-grain parallelism features provided by multicores.

The current set of multicore chips from Intel and AMD are for the most part multiple processors glued together on the same chip. There are many scalability issues to this approach, and it is unlikely that this type of architecture will scale up beyond 8 or 16 cores. Although it is not yet clear how chip designers are going to address these issues, it is possible to identify some properties that algorithms must have in order to match high degrees of TLP:

fine granularity: cores are (and probably will be) associated with relatively small local memories (either caches or explicitly managed memories like in the case of the STI cell [2] architecture or the Intel Polaris [3] prototype). This requires splitting an operation into tasks that operate on small portions of data in order to reduce bus traffic and improve data locality.

asynchronicity: as the degree of TLP grows and granularity of the operations becomes smaller, the presence of synchronization points in a parallel execution seriously affects the efficiency of an algorithm.

The LAPACK [4] and ScaLAPACK [5] software libraries represent a *de facto* standard for high-performance dense linear algebra computations and have been developed, respectively, for shared-memory and distributed-memory architectures. In both cases, exploitation of parallelism comes from the availability of parallel BLAS. In the LAPACK case, a number of BLAS libraries can be used to take advantage of multiple processing units on shared-memory systems; for example, the freely distributed ATLAS [6] and GotoBLAS [7] or other vendor BLAS such as Intel MKL [8] or AMD ACML [9] are popular choices. These parallel BLAS libraries use common techniques for shared-memory parallelization such as pThreads [10] or OpenMP [11]. This is represented in Figure 1 (left).

In the ScaLAPACK case, parallelism is exploited by PBLAS [12], which is a parallel BLAS implementation that uses the message passing interface [13] (MPI) for communications on a distributed memory system. Substantially, both LAPACK and ScaLAPACK implement sequential algorithms




Figure 1. Transition from sequential algorithms that rely on parallel BLAS to parallel algorithms.

that rely on parallel building blocks (i.e. the BLAS operations). As multicore systems require finer granularity and higher asynchronicity, considerable advantages may be obtained by reformulating old algorithms or developing new algorithms in a way that their implementation can be easily mapped on these new architectures. This transition is shown in Figure 1. An approach along these lines has already been proposed in [14–16] where operations in the standard LAPACK algorithms for some common factorizations were broken into sequences of smaller tasks in order to achieve finer granularity and higher flexibility in the scheduling of tasks to cores. The importance of fine granularity algorithms is also shown by the authors of this paper in earlier works [17]. The usage of recursive factorization techniques [18] is also relevant to the topics discussed in the remainder of this paper.

The remainder of this paper shows how this can be achieved for the QR factorization. Section 2 describes the algorithm for block QR factorization used in the LAPACK library. Section 3 describes the tiled QR factorization that provides both fine granularity and high level of asynchronicity. Performance results for this algorithm are shown in Section 4. A comment on the usage of recursive techniques is given in Section 5. Finally, future working directions are illustrated in Section 6.

2. BLOCK QR FACTORIZATION

2.1. Description of the block QR factorization

The QR factorization is a transformation that factorizes an $m \times n$ matrix A into its factors Q and R , where Q is a unitary matrix of size $n \times n$ and R is a triangular matrix of size $m \times m$. This factorization is operated by applying $\min(m, n)$ Householder reflections to matrix A . Since Householder reflections are orthogonal transformations, this factorization is stable as opposed to the LU one; however, stability comes at the price of a higher flop count: QR requires $2n^2(m - n/3)$ as opposed to the $n^2(m - n/3)$ needed for LU. A detailed discussion of the QR factorization can be found in [19–21]. LAPACK uses a particular version of this algorithm which achieves higher performance on architectures with memory hierarchies, thanks to blocking. This algorithm is based



on accumulating a number of Householder transformations in what is called a *panel factorization*, which are, then, applied all at once by means of high-performance Level 3 BLAS operations. The technique used to accumulate Householder transformation was introduced in [22] and is known as the compact WY technique.

The LAPACK subroutine that performs the QR factorization is called DGEQRF and is explained below. Consider a matrix A of size $m \times n$ that can be represented as

$$A = \begin{pmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{pmatrix}$$

where A_{11} is of size $b \times b$, A_{12} of size $b \times (n - b)$, A_{21} of size $(m - b) \times b$ and A_{22} of size $(m - b) \times (n - b)$.

The LAPACK algorithm for QR factorization can be described as a sequence of steps where, at each step, the transformation in the following equation is performed:

$$A = \begin{pmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{pmatrix} \Rightarrow \begin{pmatrix} V_{11} \\ V_{21} \end{pmatrix}, \begin{pmatrix} R_{11} & R_{12} \\ 0 & \tilde{A}_{22} \end{pmatrix} \quad (1)$$

The transformation in Equation (1) is obtained in two steps:

1. *Panel factorization*: At this step, a QR transformation of the panel (A_{*1}) is performed as in the following equation:

$$\begin{pmatrix} A_{11} \\ A_{21} \end{pmatrix} \Rightarrow \begin{pmatrix} V_{11} \\ V_{21} \end{pmatrix}, (T_{11}), (R_{11}) \quad (2)$$

This operation produces b Householder reflectors ($V_{*,1}$) and an upper triangular matrix R_{11} of size $b \times b$, which is a portion of the final R factor, by means of the DGEQRF2 LAPACK subroutine; also, at this step, a triangular matrix T_{11} of size $b \times b$ by means of the DLARFT LAPACK subroutine[‡]. Please note that V_{11} is a unit lower triangular matrix of size $b \times b$. The arrays V_{*1} and R_{11} do not need extra space to be stored since they overwrite A_{*1} . A temporary workspace is needed to store T_{11} .

2. *Trailing submatrix update*: At this step, the transformation that was computed in the panel factorization is applied to the rest of the matrix, also called *trailing submatrix* as shown in the following equation:

$$\begin{pmatrix} R_{12} \\ \tilde{A}_{22} \end{pmatrix} = \left(I - \begin{pmatrix} V_{11} \\ V_{21} \end{pmatrix} \cdot (T_{11}) \cdot (V_{11}^T \ V_{21}^T) \right) \begin{pmatrix} A_{12} \\ A_{22} \end{pmatrix} \quad (3)$$

This operation, performed by means of the DLARFB LAPACK subroutine, produces a portion R_{12} of the final R factor of size $b \times (n - b)$ and the matrix \tilde{A}_{22} .

The QR factorization is continued by applying transformation (1) to submatrix \tilde{A}_{22} and, then, iteratively, until the end of matrix A is reached. The value of $b \ll m, n$ (the so-called *block size*) is

[‡]For the meaning of the matrix T_{11} , refer to [22].



set by default to 32 in LAPACK-3.1.1, but different values may be more appropriate and provide higher performance, depending on the architecture characteristics.

2.2. Scalability limits of the LAPACK implementation

The LAPACK algorithm for QR factorization can use any flavor of parallel BLAS to exploit parallelism on a multicore, shared-memory architecture. This approach, however, has a number of limitations due to the nature of the transformation in Equation (2), i.e. the panel factorization. Both DGEQR2 and DLARFT are rich in Level 2 BLAS operations that cannot be efficiently parallelized on currently available shared-memory machines. To understand this, it is important to note that Level 2 BLAS operations can be, generally speaking, defined as all those operations where $O(n^2)$ floating-point operations are performed on $O(n^2)$ floating-point data; thus, the speed of Level 2 BLAS computations is limited by the speed at which the memory bus can feed the cores. On current multicore architectures, there is a vast disproportion between the bus bandwidth and the speed of the cores. For example, the Intel Clovertown processor is equipped with four cores, each capable of a double precision peak performance of 10.64 Gflop/s (that is to say a peak of 42.56 Gflop/s for four cores) while the bus bandwidth peak is 10.64 GB/s that provides 1.33 GWords/s (a word being a 64 bit double precision number). As a result, since one core is large enough to saturate the bus, using two or more cores does not provide any significant benefit. The LAPACK algorithm for QR factorization is, thus, characterized by the presence of a sequential operation (i.e. the panel factorization), which represents a small fraction of the total number of flops performed ($O(n^2)$ flops for a total of $O(n^3)$ flops) but limits the scalability of the block QR factorization on a multicore system when parallelism is exploited only at the level of the BLAS routines. This approach will be referred to as the *fork-join* approach since the execution flow of the QR factorization would show a sequence of sequential operations (i.e. the panel factorizations) interleaved to parallel ones (i.e. the trailing submatrix-updates).

Table I shows the scalability limits of the panel factorization and how this affects the scalability of the whole QR factorization on an 8-socket dual-core AMD Opteron system with MKL-9.1 and GotoBLAS-1.15 parallel BLAS libraries.

Table I. Scalability of the fork-join parallelization on an 8-socket Dual Opteron system (16 cores total).

# Cores	AMD ACML-4.0.0		GotoBLAS-1.15	
	DGEQR2 (Gflop/s)	DGEQRF (Gflop/s)	DGEQR2 (Gflop/s)	DGEQRF (Gflop/s)
1	0.1218	2.9	0.4549	3.31
2	0.1577	5.4	0.4558	5.51
4	0.2083	9.0	0.4557	9.69
8	0.5055	12.8	0.4549	10.58
16	0.4496	8.7	0.4558	13.01



In [14–16], a solution to this scalability problem is presented. The approach described in [14,16] consists of breaking the trailing submatrix update into smaller tasks that operate on a block column (i.e. a set of b contiguous columns where b is the block size). The algorithm can then be represented as a directed acyclic graph (DAG) where nodes represent tasks, either panel factorization or update of a block column, and edges represent dependencies among them. The execution of the algorithm is performed by asynchronously scheduling the tasks in a way that dependencies are not violated. This asynchronous scheduling results in an out-of-order execution where slow, sequential tasks are hidden behind parallel ones. This approach can be described as a dynamic lookahead technique. Even if this approach provides significant speedup, as shown in [16], it is exposed to scalability problems. In fact, due to the relatively high granularity of the tasks, the scheduling of tasks may have a limited flexibility and the parallel execution of the algorithm may be affected by an unbalanced load. These problems become a major limitation when the degree of parallelism grows (see [16] for more details).

The following sections describe the application of this idea of dynamic scheduling and out-of-order execution to an algorithm for QR factorization where finer granularity of the operations and higher flexibility for the scheduling can be achieved. Performance results in Section 4 will show how a good scalability and significant speedup can be achieved using the proposed algorithm in combination with graph-driven, dynamic scheduling of the tasks.

3. TILED QR FACTORIZATION

The idea of dynamic scheduling and out-of-order execution can be applied to a class of algorithms for common Linear Algebra operations. Previous work in this direction shows how the Symmetric Rank-K update (SYRK), Cholesky factorization, block LU factorization and block QR factorization [14–16] can be parallelized with these techniques. Fine granularity algorithms for SYRK and the Cholesky factorization can be easily derived from those used in the BLAS and LAPACK libraries (respectively) by ‘tiling’ the elementary operations that they are made of (see [15] for details). In the case of the block LAPACK algorithms for LU and QR factorizations, however, the panel reduction involves tall and narrow portions of the matrix (i.e. a block column) and cannot be reformulated as a sequence of tile operations; this represents the major limitation of the approach presented in [14,16] (see also the previous section for more details). To overcome these limitations, a major algorithmic change is necessary.

The algorithmic change proposed is actually well known and takes its roots in updating factorizations [19,20]. Using updating techniques to tile the algorithms has first[§] been proposed by Yip [23] for LU to improve the efficiency of out-of-core solvers and was recently reintroduced in [24,25] for LU and QR, once more in the out-of-core context. A similar idea has also been proposed in [26] for Hessenberg reduction in the parallel distributed context.

The originality of this paper is to study these techniques in the multicore context, where they can be used to formulate fine granularity algorithms and achieve high flexibility for the dynamic scheduling of tasks.

[§]To our knowledge.



3.1. A fine-grain algorithm for QR factorization

The tiled QR factorization will be constructed based on the following four elementary operations:

DGEQT2: This subroutine was developed to perform the unblocked factorization of a diagonal tile A_{kk} of size $b \times b$. This operation produces an upper triangular matrix R_{kk} , a unit lower triangular matrix V_{kk} that contains b Householder reflectors and an upper triangular matrix T_{kk} as defined by the WY technique for accumulating the transformations. Note that both R_{kk} and V_{kk} can be written on the memory area that was used for A_{kk} , and thus no extra storage is needed for them. A temporary work space is needed to store T_{kk} .

Thus, $DGEQT2(A_{kk}, T_{kk})$ performs

$$A_{kk} \leftarrow V_{kk}, R_{kk}, \quad T_{kk} \leftarrow T_{kk}$$

DLARFB: This LAPACK subroutine will be used to apply the transformation (V_{kk}, T_{kk}) computed by subroutine $DGEQT2$ to a tile A_{kj} .

Thus, $DLARFB(A_{kj}, V_{kk}, T_{kk})$ performs

$$A_{kj} \leftarrow (I - V_{kk}T_{kk}V_{kk}^T)A_{kj}$$

DTSQT2: This subroutine was developed to perform the unblocked QR factorization of a matrix that is formed by coupling an upper triangular tile R_{kk} with a square tile A_{ik} . This subroutine will return an upper triangular matrix \tilde{R}_{kk} that will overwrite R_{kk} and b Householder reflectors, where b is the tile size. Note that, since R_{kk} is upper triangular, the resulting Householder reflectors can be represented as an identity tile I on top of a square tile V_{ik} . For this reason, no extra storage is needed for the Householder vectors, since the identity tile need not be stored and V_{ik} can overwrite A_{ik} . Also, a matrix T_{ik} is produced for which storage space has to be allocated.

Then, $DTSQT2(R_{kk}, A_{ik}, T_{ik})$ performs

$$\begin{pmatrix} R_{kk} \\ A_{ik} \end{pmatrix} \leftarrow \begin{pmatrix} I \\ V_{ik} \end{pmatrix}, \tilde{R}_{kk}, \quad T_{ik} \leftarrow T_{ik}$$

DSSRFB: This subroutine was developed to apply the transformation computed by $DTSQT2$ to a matrix formed coupling two square tiles A_{kj} and A_{ij} .

Thus, $DSSRFB(A_{kj}, A_{ij}, V_{ik}, T_{ik})$ performs

$$\begin{pmatrix} A_{kj} \\ A_{ij} \end{pmatrix} \leftarrow \left(I - \begin{pmatrix} I \\ V_{ik} \end{pmatrix} \cdot (T_{ik}) \cdot (I \ V_{ik}^T) \right) \begin{pmatrix} A_{kj} \\ A_{ij} \end{pmatrix}$$

All of these elementary operations rely on BLAS subroutines to perform internal computations. Assuming a matrix A of size $pb \times qb$

$$\begin{pmatrix} A_{11} & A_{12} & \dots & A_{1q} \\ A_{21} & A_{22} & \dots & A_{2q} \\ \vdots & & \ddots & \vdots \\ A_{p1} & A_{p2} & \dots & A_{pq} \end{pmatrix}$$



where b is the tile size and each A_{ij} is of size $b \times b$, the QR factorization can be performed as in Algorithm 1.

Algorithm 1. The tiled algorithm for QR factorization.

```

1. for  $k = 1, 2, \dots, \min(p, q)$  do
2.   DGEQT2( $A_{kk}, T_{kk}$ );
3.   for  $j = k + 1, k + 2, \dots, q$  do
4.     DLARFB( $A_{kj}, V_{kk}, T_{kk}$ );
5.   end for
6.   for  $i = k + 1, k + 1, \dots, p$  do
7.     DTSQT2( $R_{kk}, A_{ik}, T_{ik}$ );
8.     for  $j = k + 1, k + 2, \dots, q$  do
9.       DSSRFB( $A_{kj}, A_{ij}, V_{ik}, T_{ik}$ );
10.    end for
11.  end for
12. end for

```

Figure 2 gives a graphical representation of one repetition (with $k = 1$) of the outer loop in Algorithm 1 with $p = q = 3$. The dark, thick borders show what tiles in the matrix are being read and the light fill shows what tiles are being written in a step. The T_{kk} tiles are not shown in this figure for clarity purposes.

3.2. Operation count

This section shows that Algorithm 1 has a higher operation count than the LAPACK algorithm discussed in Section 2. The performance results in Section 4 will demonstrate that it is worth paying this cost for the sake of scaling. The operation count of the tiled algorithm for QR factorization can be derived starting from the operation count of each elementary operation; assuming that b is the tile size:

DGEQT2: This operation is a standard non-blocked QR factorization of a $b \times b$ tile, where, in addition, the T_{kk} triangular tile is computed. Thus, $4/3b^3$ floating point operations are performed for the factorization plus $2/3b^3$ for computing T_{kk} . This subroutine accounts for $2b^3$ floating point operations total.

DLARFB: Since both V_{kk} and T_{kk} are triangular tiles, $3b^3$ floating point operations are performed in this subroutine.

DTSQT2: Taking advantage of the triangular structure of R_{kk} , the factorization can be computed in $2b^3$ floating point operations. The computation of the triangular T_{ik} tile can also be performed exploiting the structure of the Householder vectors built during the factorization (remember that the b reflectors can be represented as an identity tile on top of a square full tile). Since $4/3b^3$ are needed to compute T_{ik} , the DTSQT2 accounts for $10/3b^3$ floating point operations.

DSSRFB: Exploiting the structure of the Householder reflectors and of the T_{ik} tile computed in DTSQT2, this subroutine needs $5b^3$ floating point operations.




Figure 2. Graphical representation of one repetition of the outer loop in Algorithm 1 on a matrix with $p = q = 3$. As expected, the picture is very similar to the out-of-core algorithm presented in [24].

For each repetition of the outer loop in Algorithm 1, one DGEQT2, $q - k$ DLARFB, $p - k$ DTSQT2 and $(p - k)(q - k)$ DSSRFB are performed for a total of $2b^3 + 3(q - k)b^3 + 10/3(p - k)b^3 + 5(p - k)(q - k)b^3$. Assuming, without loss of generality, that $q < p$ and integrating this quantity over all the q repetitions of the outer loop in Algorithm 1, the total operation count for the QR factorization is

$$\begin{aligned}
 & \sum_{k=1}^q \left(2b^3 + 3(q - k)b^3 + \frac{10}{3}(p - k)b^3 + 5(p - k)(q - k)b^3 \right) \\
 & \simeq \frac{5}{2}q^2 \left(p - \frac{q}{3} \right) b^3 \\
 & = \frac{5}{2}n^2 \left(m - \frac{n}{3} \right) \tag{4}
 \end{aligned}$$



Equation (4) shows that the tiled algorithm for QR factorization needs 25% more floating point operations than the standard LAPACK algorithm.

Since the extra flops are due to the formation and application of multiple T_{ik} tiles at each step, using unblocked transformations in the tiled algorithm would lead to exactly the same operation count of the block LAPACK algorithm, but this drastically affects the performance on a system with memory hierarchy.

3.3. Graph-driven asynchronous execution

Following the approach presented in [14,16], Algorithm 1 can be represented as a DAG where nodes are elementary tasks that operate on $b \times b$ blocks and where edges represent the dependencies among them. Figure 3 shows the DAG when Algorithm 1 is executed on a matrix with $p = q = 3$. Note that the DAG has a recursive structure; thus, if $p_1 \geq p_2$ and $q_1 \geq q_2$, then the DAG for a matrix of size $p_2 \times q_2$ is a subgraph of the DAG for a matrix of size $p_1 \times q_1$. This property also holds for most of the algorithms in LAPACK.

Once the DAG is known, the tasks can be scheduled asynchronously and independently as long as the dependencies are not violated. A critical path can be identified in the DAG as the path that connects all the nodes that have the higher number of outgoing edges. Based on this observation, a scheduling policy can be used, where higher priority is assigned to those nodes that lie on the critical path. Clearly, in the case of our block algorithm for QR factorization, the nodes associated with the DGEQT2 subroutine have the highest priority and then three other priority levels can be defined for DTSQT2, DLARFB and DSSRFB in descending order.

This dynamic scheduling results in an out-of-order execution where idle time is almost completely eliminated since only very loose synchronization is required between the threads. Figure 4 shows part of the execution flow of Algorithm 1 on a 16-core machine (8-socket Dual Opteron) when tasks are dynamically scheduled based on dependencies in the DAG. Each line in the execution flow shows which tasks are performed by one of the threads involved in the factorization.

Figure 4 shows that all the idle times, which represent the major scalability limit of the fork-join approach, can be removed, thanks to the very low synchronization requirements of the




Figure 3. The dependency graph of Algorithm 1 on a matrix with $p = q = 3$.




Figure 4. The execution flow for dynamic scheduling, out-of-order execution of Algorithm 1.




Figure 5. A comparison of column major storage format (left) and block data layout (right).

graph-driven execution. The graph-driven execution also provides some degree of adaptivity since tasks are scheduled to threads depending on the availability of execution units.

3.4. Block data layout

The major limitation of performing very fine-grain computations is that the BLAS library generally has very poor performance on small blocks. This situation can be considerably improved by storing matrices in block data layout (BDL) instead of the column major format, which is the standard storage format for FORTRAN arrays.

Figure 5 compares column major format (left) and BDL (right). In BDL, a matrix is split into blocks and each block is stored into contiguous memory locations. Each block is stored in column major format, and blocks are stored in column major format with respect to each other. As a result, the access pattern to memory is more regular and BLAS performance is considerably improved. The benefits of BDL have been extensively studied in the past, for example, in [27], and recent studies such as [15] demonstrate how fine-granularity parallel algorithms can benefit from BDL.

4. PERFORMANCE RESULTS

The performance of the tiled QR factorization with dynamic scheduling of tasks has been measured on the systems listed in Table II and compared with the performance of the fork-join approach,



Table II. Details of the systems used for the following performance results.

	8-Socket Dual Opteron	2-Socket Quad Clovertown
Architecture	Dual-Core AMD Opteron™ 8214	Intel® Xeon® CPU X5355
Clock speed	2.2 GHz	2.66 GHz
# Cores	$8 \times 2 = 16$	$2 \times 4 = 8$
Peak performance	70.4 Gflop/s	85.12 Gflop/s
Memory	62 GB	16 GB
Compiler suite	Intel 9.1	Intel 9.1
BLAS libraries	GotoBLAS-1.15 ACML-4.0.0	GotoBLAS-1.15 MKL-9.1




Figure 6. Performance of the tiled algorithm with dynamic scheduling using GotoBLAS-1.15 on an 8-socket Dual Opteron system. The dashed curve indicates the raw performance of the tiled algorithm with dynamic scheduling, i.e. the performance as computed with the true operation count in Equation (4).

i.e. the standard algorithm for block QR factorization of LAPACK associated with multithreaded BLAS.

Figures 6–9 show the performance of the QR factorization for the block algorithm with dynamic scheduling, the LAPACK subroutine linked to multithreaded BLAS and a vendor implementation of the QR factorization (this last is provided only by the MKL and ACML libraries but not the GotoBLAS one). A block size of 200 has been used for the tiled algorithm, whereas the block size for the LAPACK algorithm[¶] has been tuned in order to achieve the best performance for all the combinations of architecture and BLAS library.

[¶]The block size in the LAPACK algorithm sets the width of the panel.




Figure 7. Performance of the tiled algorithm with dynamic scheduling using GotoBLAS-1.15 on a 2-socket Quad Clovertown system. The dashed curve indicates the raw performance of the tiled algorithm with dynamic scheduling, i.e. the performance as computed with the true operation count in Equation (4).




Figure 8. Performance of the tiled algorithm with dynamic scheduling using ACML-4.0.0 on an 8-socket Dual Opteron system. The dashed curve indicates the raw performance of the tiled algorithm with dynamic scheduling, i.e. the performance as computed with the true operation count in Equation (4).

In each graph, two curves are reported for the block algorithm with dynamic scheduling; the solid curve shows its relative performance when the operation count is assumed to be equal to the one of the LAPACK algorithm reported in Section 2, whereas the dashed curve shows its ‘raw’ performance, i.e. the actual flop rate computed with the exact operation count for this algorithm (given in Equation (4)). As already mentioned, the ‘raw performance’ (dashed curve) is 25% higher than the relative performance (solid curve).




Figure 9. Performance of the tiled algorithm with dynamic scheduling using MKL-9.1 on a 2-socket Quad Clovertown system. The dashed curve indicates the raw performance of the tiled algorithm with dynamic scheduling, i.e. the performance as computed with the true operation count in Equation (4).

The graphs on the left part of each figure show the performance measured using the maximum number of cores available on each system with respect to the problem size. The graphs on the right part of each figure show the weak scalability, i.e. the flop rates versus the number of cores when the local problem size is kept constant ($n_{loc} = 5000$) as the number of cores increases.

Figures 6–9 show that, despite the higher operation count, the block algorithm with dynamic scheduling is capable of completing the QR factorization in less time than the LAPACK algorithm when the parallelism degree is high enough that the benefits of the asynchronous execution overcome the penalty of the extra flops. For lower numbers of cores, in fact, the fork-join approach has a good scalability and completes the QR factorization in less time than the block algorithm because of the lower flop count. Note that the actual execution rate of the block algorithm for QR factorization with dynamic scheduling (i.e. the dashed curves) is always higher than that of the LAPACK algorithm with multithreaded BLAS even for low numbers of cores.

The scalability data reported on the right side of Figures 6–9 clearly show how the fork-join approach has scalability limits that become more evident for higher degree of parallelism leading also to slowdown in some cases (see Figure 8). The scalability of the tiled algorithm with dynamic scheduling resembles that of vendor implementations. However, the data in the graphs suggest that the tiled algorithm may have an advantage over the vendor implementations when the degree of parallelism is higher than what was possible to achieve on the systems used.

The actual performance of the tiled algorithm, even if considerably higher than that of the fork-join one, is still far from the peak performance of the systems used for the measures. This is mostly due to two factors. First, the nature of the BLAS operations involved; the DGEQR2 and the DLARFT in the LAPACK algorithm and the DGEQT2 and DTSQT2 in the block algorithm are based on Level 2 BLAS operations that, being memory bound, represent a limit for performance. Second, the performance of BLAS routines on small-size blocks. The block size used in the experiments



reported above is 200; this block size represents a good compromise between flexibility of the scheduler and performance of the BLAS operations, but it is far from being ideal. Such a block size, in fact, does not allow a good task scheduling for smaller size problems and still the performance of BLAS operations is far from what can be achieved for bigger size blocks.

5. ON THE USE OF RECURSION IN THE BLOCK LAPACK ALGORITHM

As pointed out in Section 2, the block QR algorithm in LAPACK suffers scalability limitations due to the intrinsically sequential nature of the panel reduction. Recursive techniques to perform the panel reduction as proposed by Elmroth *et al.* [18] can be used to weaken these limitations. Even if recursive panel factorization was introduced as a cache oblivious technique to improve data locality, it must be noted that the usage of recursion allows one to perform some of the operations in the panel reduction by means of Level 3 BLAS subroutines, which means that the panel can be parallelized to some extent on shared-memory architectures. However, part of the panel reduction is still to be performed in Level 2 BLAS operations, which represents a limitation to the scalability of the algorithm for the reasons discussed in Section 2. Owing to the unavailability of source code for the algorithm presented in [18], a variant of this algorithm was implemented and its performance was compared with that of the traditional LAPACK block algorithm and the tiled algorithm described in Section 3. Specifically, in the implemented variant, recursion in the panel is stopped at a given point (set through parameters that must be tuned according to the architecture characteristics) after which conventional unblocked code (i.e. the LAPACK DGEQR2) is used to perform the remainder of the computations. The results of this comparison on the 8-socket Dual Opteron system in Table II are reported in Figure 10. Figure 10 shows that, even if the recursive panel provides much better




Figure 10. Comparison between the performance of the tiled algorithm with dynamic scheduling using ACML-4.0.0 on an 8-socket Dual Opteron system, the traditional LAPACK block algorithm and the block algorithm with recursive panel.



performance with respect to the traditional LAPACK block algorithm, it is still considerably slower than the proposed tiled algorithm for higher parallelism degrees.

6. CONCLUSION

By adapting known algorithms for updating the QR factorization of a matrix, we have derived an implementation scheme of the QR factorization for multicore architectures based on dynamic scheduling and BDL. Although the proposed algorithm is performing 25% more flops than the regular algorithm, the gain in flexibility allows an efficient dynamic scheduling, which enables the algorithm to scale almost perfectly when the number of cores increases.

While this paper addresses only the QR factorization, it is straightforward to derive with the same ideas the two important computational routines that consists in applying the Q-factor to a set of vectors (see DORMQR in LAPACK) and constructing the Q-factor (see DORGQR in LAPACK).

The ideas behind this work can be extended in many directions.

Explore techniques to reduce the extra flops: It can be noted that the 25% overhead can be reduced by using non-square tiles. For example, using $2b \times b$ tiles, the overhead reduces to 12.5%. Although this may seem an effective solution to the problem of extra computations, using rectangular tiles yields a coarser granularity that limits the flexibility of the dynamic scheduling and results in poorer parallelization of the elementary operations. A potentially effective technique for reducing the amount of extra flops consists in accumulating the transformations computed inside the DTSQT2 operation in subsets of size s where $s \ll b$ (this method is explained in [24]). The efficient implementation of this ‘internal blocking’ technique is not easy to accomplish since it has to face the limitations of BLAS subroutines on small portions of data. The internal blocking is currently under investigation.

Implement other linear algebra operations: The LU factorization can be performed with an algorithm that is analogous to the QR one described in Section 3. This algorithm has been discussed in [23,25] as a way of improving the out-of-core LU factorization. Although the only difference between the tiled algorithms for the LU and QR factorizations is in the elementary operations, in the LU case the cost of the tiled algorithm is 50% higher than that of the LAPACK algorithm. For this reason, the benefits of the improved scalability may be visible only at very high processor counts or may not be visible at all. Techniques must be investigated to eliminate or reduce the extra cost.

The same idea of tiled operations may also be applied to other two-sided transformations such as Hessenberg reduction, tridiagonalization and bidiagonalization. In these transformations, Level 2 BLAS operations are predominant and panel reductions account for almost 50% of the time of a sequential execution. Breaking the panel into smaller tasks that can be executed in parallel with other tasks may yield considerable performance improvements.

Enforcing data locality: The results presented in [15] show that enforcing data locality and CPU affinity may provide considerable benefits. It must be noted that the improvements that can be expected on non-multicore SMPs are higher than those on currently available multicore systems and this is due to the fact that on multicores, some of the higher level memories are shared between multiple cores. Moreover, enforcing data locality has a major drawback in the fact that it seriously limits the scheduling of tasks since each core can only be assigned tasks that operate on data that resides on the memory associated with it. Preliminary results show that enforcing data locality and



CPU affinity provides a slight speedup on the 8-socket Dual Opteron system, which is a NUMA architecture. These techniques require further investigation.

Implement the same algorithms in distributed memory systems: The fact that the block algorithms for QR and LU factorizations require only loose synchronization between tasks also makes them good candidates for the implementation on distributed memory systems based on MPI communications.

Implement the same algorithms on the STI cell architecture: In the STI Cell processor, no caches are present, but a small, explicitly managed memory is associated with each core. Owing to the small size of these local memories (only 256 KB), the LAPACK algorithms for LU and QR factorizations cannot be efficiently implemented. The block algorithms for LU and QR factorizations represent ideal candidates for the STI Cell architecture, since they can be parallelized with a very fine granularity.

Explore the usage of parallel programming environments: The task of implementing linear algebra operations with dynamic scheduling of tasks on multicore architectures can be considerably simplified by the use of graph-driven parallel programming environments. One such environment is SMP Superscalar [28] developed at the Barcelona Supercomputing Center. SMP Superscalar addresses the automatic exploitation of the functional parallelism of a sequential program in multicore and SMP environments. The focus is on the portability, simplicity and flexibility of the programming model. Based on a simple annotation of the source code, a source-to-source compiler generates the necessary code, and a runtime library exploits the existing parallelism by building at runtime a task dependency graph. The runtime takes care of scheduling the tasks and handling the associated data. Besides, a temporal locality-driven task scheduling can be implemented.

ACKNOWLEDGEMENTS

We would like to thank John Gilbert from the University of California at Santa Barbara for sharing with us his 8-socket Dual Opteron system.

REFERENCES

1. <http://top500.org> [24 July 2007].
2. Pham D, Asano S, Bolliger M, Day MN, Hofstee HP, Johns C, Kahle J, Kameyama A, Keaty J, Masubuchi Y, Riley M, Shippy D, Stasiak D, Suzuoki M, Wang M, Warnock J, Weitzel S, Wendel D, Yamazaki T, Yazawa K. The design and implementation of a first-generation CELL processor. *IEEE International Solid-State Circuits Conference* 2005; 184–185.
3. Teraflops research chip. <http://www.intel.com/research/platform/terascale/teraflops.htm> [24 July 2007].
4. Anderson E, Bai Z, Bischof C, Blackford S, Demmel J, Dongarra J, Du Croz J, Greenbaum A, Hammarling S, McKenney A, Sorensen D. *LAPACK User's Guide* (3rd edn). SIAM: Philadelphia, 1999.
5. Choi J, Demmel J, Dhillon I, Dongarra J, Ostrouchov S, Petitet A, Stanley K, Walker D, Whaley RC. ScaLAPACK: A portable linear algebra library for distributed memory computers—Design issues and performance. *Computer Physics Communications* 1996; **97**:1–15. (Also as LAPACK Working Note #95).
6. Whaley RC, Petitet A, Dongarra J. Automated empirical optimization of software and the ATLAS project. *Parallel Computing* 2001; **27**(1–2):3–25.
7. Goto K, van de Geijn R. High-performance implementation of the level-3 blas. *Technical Report TR-2006-23*, Department of Computer Sciences, The University of Texas at Austin, 2006. FLAME Working Note 20.
8. <http://www.intel.com/cd/software/products/asmo-na/eng/307757.htm> [24 July 2007].
9. <http://developer.amd.com/acml.jsp> [24 July 2007].



10. International Organization for Standardization. Informational Technology—Portable Operating System Interface (POSIX)—Part 1: System Application Program Interface (API) [C Language], ISO: Adr, 1996; 743. <http://www.iso.ch/cate/d24426.html> [24 July 2007].
11. Dagum L, Menon R. OpenMP: An industry-standard API for shared-memory programming. *IEEE Computational Science and Engineering* 1998; **5**(1):46–55.
12. Choi J, Dongarra J, Ostrouchov S, Petitet A, Walker DW, Clinton Whaley R. A proposal for a set of parallel basic linear algebra subprograms. *PARA '95: Proceedings of the Second International Workshop on Applied Parallel Computing, Computations in Physics, Chemistry and Engineering Science*, London, U.K., 1996. Springer: Berlin, 1996; 107–114.
13. Message passing interface Forum. MPI: A message-passing interface standard. *The International Journal of Supercomputer Applications and High Performance Computing* 1994; **8**:165–414.
14. Buttari A, Dongarra J, Kurzak J, Langou J, Luszczek P, Tomov S. The impact of multicore on math software. *Proceedings of Workshop on State-of-the-art in Scientific and Parallel Computing (Para06)*. Springer's Lecture Notes in Computer Science 4699, Umeå, Sweden, 2007; 1–10.
15. Chan E, Quintana-Orti ES, Quintana-Orti G, van de Geijn R. Supermatrix out-of-order scheduling of matrix operations for SMP and multicore architectures. *SPAA '07: Proceedings of the 19th Annual ACM Symposium on Parallel Algorithms and Architectures*, New York, NY, U.S.A., 2007. ACM: New York, 2007; 116–125.
16. Kurzak J, Dongarra J. Implementing linear algebra routines on multicore processors with pipelining and a look ahead. *Proceedings of Workshop on State-of-the-art in Scientific and Parallel Computing (Para06)*. Springer's Lecture Notes in Computer Science 4699, Umeå, Sweden, 2007; 147–156.
17. Kurzak J, Buttari A, Dongarra J. Solving systems of linear equations on the CELL processor using Cholesky factorization. *Technical Report UT-CS-07-596*, Innovative Computing Laboratory, University of Tennessee, Knoxville, April 2007.
18. Elmroth E, Gustavson FG. Applying recursion to serial and parallel QR factorization leads to better performance. *IBM Journal of Research and Development* 2000; **44**(4):605–624.
19. Golub G, Van Loan C. *Matrix Computations* (3rd edn). Johns Hopkins University Press: Baltimore, MD, 1996.
20. Stewart GW. *Matrix Algorithms* (1st edn), vol. 1. SIAM: Philadelphia, PA, 1998.
21. Trefethen LN, Bau D. *Numerical Linear Algebra*. SIAM: Philadelphia, PA, 1997.
22. Schreiber R, van Loan C. A storage-efficient WY representation for products of Householder transformations. *SIAM Journal on Scientific and Statistical Computing* 1989; **10**(1):53–57.
23. Yip EL. FORTRAN subroutines for out-of-core solutions of large complex linear systems. *Technical Report CR-159142*, NASA, November 1979.
24. Gunter BC, van de Geijn RA. Parallel out-of-core computation and updating of the QR factorization. *ACM Transactions on Mathematical Software* 2005; **31**(1):60–78.
25. Quintana-Orti E, van de Geijn R. Updating an LU factorization with pivoting. *Technical Report TR-2006-42*, Department of Computer Sciences, The University of Texas at Austin, 2006. FLAME Working Note 21.
26. Berry MW, Dongarra JJ, Kim Y. A parallel algorithm for the reduction of a nonsymmetric matrix to block upper-Hessenberg form. *Parallel Computation* 1995; **21**(8):1189–1211.
27. Gustavson FG. New generalized data structures for matrices lead to a variety of high performance algorithms. *PPAM '01: Proceedings of the International Conference on Parallel Processing and Applied Mathematics—Revised Papers*, London, U.K., 2002. Springer: Berlin, 2002; 418–436. ISBN: 3-540-43792-4.
28. SMP Superscalar (SMPSS) User's Manual, July 2007. www.bsc.es/media/1002.pdf [24 July 2007].